
CY28445-5
..................... Document #: 38-07739 Rev *C Page 10 of 25
2
0
RESERVED
RESERVED Set = 0
1
0
RESERVED
RESERVED Set = 0
0
HW
RESERVED
Byte 11: Control Register 11
Bit
@Pup
Name
Description
Byte 12: Control Register 12
Bit
@Pup
Name
Description
7
0
RESERVED
6
0
CLKREQ#8
CLKREQ#8 Input Enable
0 = Disable 1 = Enable
5
0
RESERVED
4
0
CLKREQ#6
CLKREQ#6 Input Enable
0 = Disable 1 = Enable
3
0
CLKREQ#5
CLKREQ#5 Input Enable
0 = Disable 1 = Enable
2
0
CLKREQ#4
CLKREQ#4 Input Enable
0 = Disable 1 = Enable
1
0
CLKREQ#3
CLKREQ#3 Input Enable
0 = Disable 1 = Enable
0
RESERVED
Byte 13: Control Register 13
Bit
@Pup
Name
Description
7
0
CLKREQ#1
CLKREQ#1 Input Enable
0 = Disable 1 = Enable
6
1
LCDCLK Speed
LCD 96/100 MHz clock speed selection
0 = 96 MHz, 1 = 100 MHz
5
1
RESERVED
4
1
RESERVED
3
1
PCI5
PCI5 (Spread and Non-spread) Output Drive Strength
0 = Low, 1 = High
2
1
PCI4
PCI4 (Spread and Non-spread) Output Drive Strength
0 = Low, 1 = High
1
PCI3
PCI3 (Spread and Non-spread) Output Drive Strength
0 = Low, 1 = High
0
1
PCI2
PCI2 (Spread and Non-spread) Output Drive Strength
0 = Low, 1 = High
Byte 14: Control Register 14
Bit
@Pup
Name
Description
7
1
RESERVED
6
0
RESERVED
5
0
RESERVED
4
0
RESERVED
3
0
RESERVED
2
0
RESERVED
1
0
RESERVED